

		Ţ
×	××	}
×		
×	×	

:teration	#1
Ĥ	


× × × ×	iteration #2

stop

FIG. 6-1




x = error bit



Iteration #1




x = error bit



iteration #2

stop




iteration #N

FIG. 6-2

Input bits when creating CRC 101000110100000 Input bits when creating CRC 101000110101110








FIG. 7

SNR = 6.4dB, 1600 codewords were simulated*

Termination	# of Error	# of Error # of wrong bits in those error events
Criterion	Events	
Parity check	44	41041462444 184468414446
Equation		12 2 4 2 4 4 4 4 2 10 3 4 4 4 4 4 6 4 4 8 4 4 1 4
CRC	מו	1, 1, 2, 3, 1

* SOVA/TPCSPC system With fixed-point calculation.

FIG. 8




FIG. 9